bB8U(( T'ti,dra7-evmti,dra742ti,dra74ti,dra7& 7TI DRA742chosenaliases=/ocp/i2c@48070000B/ocp/i2c@48072000G/ocp/i2c@48060000L/ocp/i2c@4807a000Q/ocp/i2c@4807c000V/ocp/serial@4806a000^/ocp/serial@4806c000f/ocp/serial@48020000n/ocp/serial@4806e000v/ocp/serial@48066000~/ocp/serial@48068000/ocp/serial@48420000/ocp/serial@48422000/ocp/serial@48424000/ocp/serial@4ae2b000&/ocp/ethernet@48484000/slave@48480200&/ocp/ethernet@48484000/slave@48480300/ocp/can@4ae3c000/ocp/can@48480000/ocp/qspi@4b300000timerarm,armv7-timer0   &interrupt-controller@48211000arm,cortex-a15-gic@H!H! H!@ H!`   &interrupt-controller@48281000&ti,omap5-wugen-mputi,omap4-wugen-mpuH(&cpuscpu@0cpuarm,cortex-a15B@,@-4cpu@N`rcpu@1cpuarm,cortex-a15socti,omap-inframpu ti,omap5-mpumpuocpti,dra7-l3-nocsimple-busl3_main_1l3_main_2 DE  l4@4a000000ti,dra7-l4-cfgsimple-bus J"scm@2000ti,dra7-scm-coresimple-bus   scm_conf@0sysconsimple-bus pbias_regulator@e00ti,pbias-dra7ti,pbias-omappbias_mmc_omap5pbias_mmc_omap5w@-clocksdss_deshdcp_clk@558ti,gate-clock-Xehrpwm0_tbclk@558ti,gate-clock-Xehrpwm1_tbclk@558ti,gate-clock-Xehrpwm2_tbclk@558ti,gate-clock-Xsys_32k_ck ti,mux-clock- KKpinmux@1400ti,dra7-padconfpinctrl-singleh 0?Mdefault[ pinmux_vtt_pine  pinmux_i2c1_pinsepinmux_i2c2_pinse pinmux_i2c3_pinse  pinmux_mcspi1_pins0e   pinmux_mcspi2_pins e   pinmux_uart1_pins e  pinmux_uart2_pins epinmux_uart3_pinseH L pinmux_usb1_pinse pinmux_usb2_pinse nand_flash_x16e  $(,048<cpsw_defaultePTX\`dhlptx|cpsw_sleepePTX\`dhlptx|davinci_mdio_defaulte<@davinci_mdio_sleepe<@dcan1_pins_defaultedcan1_pins_sleepepinmux_atl_pinsepinmux_mcasp3_pins e$(,0pinmux_mcasp3_sleep_pins e$(,0scm_conf@1c04syscon scm_conf@1c24syscon$$dma-router@b78ti,dra7-dma-crossbar xy dma-router@c78ti,dra7-dma-crossbar x|y cm_core_aon@5000ti,dra7-cm-core-aonP clocksatl_clkin0_ckti,dra7-atl-clock->>atl_clkin1_ckti,dra7-atl-clock-==atl_clkin2_ckti,dra7-atl-clock-<<atl_clkin3_ckti,dra7-atl-clock-;;hdmi_clkin_ck fixed-clock,,mlb_clkin_ck fixed-clockmlbp_clkin_ck fixed-clockpciesref_acs_clk_ck fixed-clockUUref_clkin0_ck fixed-clock@@ref_clkin1_ck fixed-clockAAref_clkin2_ck fixed-clockBBref_clkin3_ck fixed-clockCCrmii_clk_ck fixed-clockllsdvenc_clkin_ck fixed-clocksecure_32k_clk_src_ck fixed-clocksys_clk32_crystal_ck fixed-clock  sys_clk32_pseudo_ckfixed-factor-clock-b  virt_12000000_ck fixed-clockyyvirt_13000000_ck fixed-clock]@virt_16800000_ck fixed-clockY{{virt_19200000_ck fixed-clock$||virt_20000000_ck fixed-clock1-zzvirt_26000000_ck fixed-clock}}virt_27000000_ck fixed-clock~~virt_38400000_ck fixed-clockIsys_clkin2 fixed-clockX??usb_otg_clkin_ck fixed-clockvideo1_clkin_ck fixed-clock55video1_m2_clkin_ck fixed-clock++video2_clkin_ck fixed-clock66video2_m2_clkin_ck fixed-clock**dpll_abe_ck@1e0ti,omap4-dpll-m4xen-clock-dpll_abe_x2_ckti,omap4-dpll-x2-clock-dpll_abe_m2x2_ck@1f0ti,divider-clock-abe_clk@108ti,divider-clock-dpll_abe_m2_ck@1f0ti,divider-clock-jjdpll_abe_m3x2_ck@1f4ti,divider-clock-dpll_core_byp_mux@12c ti,mux-clock-,dpll_core_ck@120ti,omap4-dpll-core-clock- $,(dpll_core_x2_ckti,omap4-dpll-x2-clock-dpll_core_h12x2_ck@13cti,divider-clock-?<mpu_dpll_hs_clk_divfixed-factor-clock-dpll_mpu_ck@160ti,omap5-mpu-dpll-clock-`dlhdpll_mpu_m2_ck@170ti,divider-clock-pmpu_dclk_divfixed-factor-clock-dsp_dpll_hs_clk_divfixed-factor-clock-dpll_dsp_byp_mux@240 ti,mux-clock-@dpll_dsp_ck@234ti,omap4-dpll-clock-48@<dpll_dsp_m2_ck@244ti,divider-clock-Diva_dpll_hs_clk_divfixed-factor-clock-dpll_iva_byp_mux@1ac ti,mux-clock-  dpll_iva_ck@1a0ti,omap4-dpll-clock- !!dpll_iva_m2_ck@1b0ti,divider-clock-!""iva_dclkfixed-factor-clock-"dpll_gpu_byp_mux@2e4 ti,mux-clock-##dpll_gpu_ck@2d8ti,omap4-dpll-clock-#$$dpll_gpu_m2_ck@2e8ti,divider-clock-$oodpll_core_m2_ck@130ti,divider-clock-0%%core_dpll_out_dclk_divfixed-factor-clock-%dpll_ddr_byp_mux@21c ti,mux-clock-&&dpll_ddr_ck@210ti,omap4-dpll-clock-&''dpll_ddr_m2_ck@220ti,divider-clock-' dpll_gmac_byp_mux@2b4 ti,mux-clock-((dpll_gmac_ck@2a8ti,omap4-dpll-clock-())dpll_gmac_m2_ck@2b8ti,divider-clock-)video2_dclk_divfixed-factor-clock-*video1_dclk_divfixed-factor-clock-+hdmi_dclk_divfixed-factor-clock-,per_dpll_hs_clk_divfixed-factor-clock-YYusb_dpll_hs_clk_divfixed-factor-clock-]]eve_dpll_hs_clk_divfixed-factor-clock---dpll_eve_byp_mux@290 ti,mux-clock--..dpll_eve_ck@284ti,omap4-dpll-clock-.//dpll_eve_m2_ck@294ti,divider-clock-/00eve_dclk_divfixed-factor-clock-0dpll_core_h13x2_ck@140ti,divider-clock-?@dpll_core_h14x2_ck@144ti,divider-clock-?Dmmdpll_core_h22x2_ck@154ti,divider-clock-?T77dpll_core_h23x2_ck@158ti,divider-clock-?Xxxdpll_core_h24x2_ck@15cti,divider-clock-?\dpll_ddr_x2_ckti,omap4-dpll-x2-clock-'11dpll_ddr_h11x2_ck@228ti,divider-clock-1?(dpll_dsp_x2_ckti,omap4-dpll-x2-clock-22dpll_dsp_m3x2_ck@248ti,divider-clock-2Hdpll_gmac_x2_ckti,omap4-dpll-x2-clock-)33dpll_gmac_h11x2_ck@2c0ti,divider-clock-3?44dpll_gmac_h12x2_ck@2c4ti,divider-clock-3?dpll_gmac_h13x2_ck@2c8ti,divider-clock-3?dpll_gmac_m3x2_ck@2bcti,divider-clock-3gmii_m_clk_divfixed-factor-clock-4hdmi_clk2_divfixed-factor-clock-,IIhdmi_div_clkfixed-factor-clock-,OOl3_iclk_div@100ti,divider-clock-l4_root_clk_divfixed-factor-clock-video1_clk2_divfixed-factor-clock-5GGvideo1_div_clkfixed-factor-clock-5MMvideo2_clk2_divfixed-factor-clock-6HHvideo2_div_clkfixed-factor-clock-6NNipu1_gfclk_mux@520 ti,mux-clock-7 mcasp1_ahclkr_mux@550 ti,mux-clock8-89:;<=>?@ABCDEPmcasp1_ahclkx_mux@550 ti,mux-clock8-89:;<=>?@ABCDEPmcasp1_aux_gfclk_mux@550 ti,mux-clock-FGHIPtimer5_gfclk_mux@558 ti,mux-clock0-JK?@ABCLMNOPXtimer6_gfclk_mux@560 ti,mux-clock0-JK?@ABCLMNOP`timer7_gfclk_mux@568 ti,mux-clock0-JK?@ABCLMNOPhtimer8_gfclk_mux@570 ti,mux-clock0-JK?@ABCLMNOPpuart6_gfclk_mux@580 ti,mux-clock-QRdummy_ck fixed-clockclockdomainscm_core@8000ti,dra7-cm-core0clocksdpll_pcie_ref_ck@200ti,omap4-dpll-clock- SSdpll_pcie_ref_m2ldo_ck@210ti,divider-clock-STTapll_pcie_in_clk_mux@4ae06118 ti,mux-clock-TUVVapll_pcie_ck@21cti,dra7-apll-clock-VS WWoptfclk_pciephy1_32khz@4a0093b0ti,gate-clock-Koptfclk_pciephy2_32khz@4a0093b8ti,gate-clock-Koptfclk_pciephy_div@4a00821cti,divider-clock-W3XXoptfclk_pciephy1_clk@4a0093b0ti,gate-clock-W optfclk_pciephy2_clk@4a0093b8ti,gate-clock-W optfclk_pciephy1_div_clk@4a0093b0ti,gate-clock-X optfclk_pciephy2_div_clk@4a0093b8ti,gate-clock-X apll_pcie_clkvcoldofixed-factor-clock-Wapll_pcie_clkvcoldo_divfixed-factor-clock-Wapll_pcie_m2_ckfixed-factor-clock-Wdpll_per_byp_mux@14c ti,mux-clock-YLZZdpll_per_ck@140ti,omap4-dpll-clock-Z@DLH[[dpll_per_m2_ck@150ti,divider-clock-[P\\func_96m_aon_dclk_divfixed-factor-clock-\dpll_usb_byp_mux@18c ti,mux-clock-]^^dpll_usb_ck@180ti,omap4-dpll-j-type-clock-^__dpll_usb_m2_ck@190ti,divider-clock-_bbdpll_pcie_ref_m2_ck@210ti,divider-clock-Sdpll_per_x2_ckti,omap4-dpll-x2-clock-[``dpll_per_h11x2_ck@158ti,divider-clock-`?Xaadpll_per_h12x2_ck@15cti,divider-clock-`?\eedpll_per_h13x2_ck@160ti,divider-clock-`?`vvdpll_per_h14x2_ck@164ti,divider-clock-`?dnndpll_per_m2x2_ck@150ti,divider-clock-`PRRdpll_usb_clkdcoldofixed-factor-clock-_ddfunc_128m_clkfixed-factor-clock-aqqfunc_12m_fclkfixed-factor-clock-Rfunc_24m_clkfixed-factor-clock-\::func_48m_fclkfixed-factor-clock-RQQfunc_96m_fclkfixed-factor-clock-Rl3init_60m_fclk@104ti,divider-clock-b3clkout2_clk@6b0ti,gate-clock-cl3init_960m_gfclk@6c0ti,gate-clock-diidss_32khz_clk@1120ti,gate-clock-K  dss_48mhz_clk@1120ti,gate-clock-Q  dss_dss_clk@1120ti,gate-clock-e ?dss_hdmi_clk@1120ti,gate-clock-f  dss_video1_clk@1120ti,gate-clock-g  dss_video2_clk@1120ti,gate-clock-h  gpio2_dbclk@1760ti,gate-clock-K`gpio3_dbclk@1768ti,gate-clock-Khgpio4_dbclk@1770ti,gate-clock-Kpgpio5_dbclk@1778ti,gate-clock-Kxgpio6_dbclk@1780ti,gate-clock-Kgpio7_dbclk@1810ti,gate-clock-Kgpio8_dbclk@1818ti,gate-clock-Kmmc1_clk32k@1328ti,gate-clock-K(mmc2_clk32k@1330ti,gate-clock-K0mmc3_clk32k@1820ti,gate-clock-K mmc4_clk32k@1828ti,gate-clock-K(sata_ref_clk@1388ti,gate-clock-usb_otg_ss1_refclk960m@13f0ti,gate-clock-iusb_otg_ss2_refclk960m@1340ti,gate-clock-i@usb_phy1_always_on_clk32k@640ti,gate-clock-K@usb_phy2_always_on_clk32k@688ti,gate-clock-Kusb_phy3_always_on_clk32k@698ti,gate-clock-Katl_dpll_clk_mux@c00 ti,mux-clock-K56, kkatl_gfclk_mux@c00 ti,mux-clock -jk rmii_50mhz_clk_mux@13d0 ti,mux-clock-4lgmac_rft_clk_mux@13d0 ti,mux-clock-56j,gpu_core_gclk_mux@1220 ti,mux-clock -mno gpu_hyd_gclk_mux@1220 ti,mux-clock -mno l3instr_ts_gclk_div@e50ti,divider-clock-pP 3 mcasp2_ahclkr_mux@1860 ti,mux-clock8-89:;<=>?@ABCDE`mcasp2_ahclkx_mux@1860 ti,mux-clock8-89:;<=>?@ABCDE`mcasp2_aux_gfclk_mux@1860 ti,mux-clock-FGHI`mcasp3_ahclkx_mux@1868 ti,mux-clock8-89:;<=>?@ABCDEhmcasp3_aux_gfclk_mux@1868 ti,mux-clock-FGHIhmcasp4_ahclkx_mux@1898 ti,mux-clock8-89:;<=>?@ABCDEmcasp4_aux_gfclk_mux@1898 ti,mux-clock-FGHImcasp5_ahclkx_mux@1878 ti,mux-clock8-89:;<=>?@ABCDExmcasp5_aux_gfclk_mux@1878 ti,mux-clock-FGHIxmcasp6_ahclkx_mux@1904 ti,mux-clock8-89:;<=>?@ABCDEmcasp6_aux_gfclk_mux@1904 ti,mux-clock-FGHImcasp7_ahclkx_mux@1908 ti,mux-clock8-89:;<=>?@ABCDEmcasp7_aux_gfclk_mux@1908 ti,mux-clock-FGHImcasp8_ahclkx_mux@1890 ti,mux-clock8-89:;<=>?@ABCDEmcasp8_aux_gfclk_mux@1890 ti,mux-clock-FGHImmc1_fclk_mux@1328 ti,mux-clock-qR(rrmmc1_fclk_div@1328ti,divider-clock-r(mmc2_fclk_mux@1330 ti,mux-clock-qR0ssmmc2_fclk_div@1330ti,divider-clock-s0mmc3_gfclk_mux@1820 ti,mux-clock-QR ttmmc3_gfclk_div@1820ti,divider-clock-t mmc4_gfclk_mux@1828 ti,mux-clock-QR(uummc4_gfclk_div@1828ti,divider-clock-u(qspi_gfclk_mux@1838 ti,mux-clock-qv8wwqspi_gfclk_div@1838ti,divider-clock-w8timer10_gfclk_mux@1728 ti,mux-clock,-JK?@ABCLMNO(timer11_gfclk_mux@1730 ti,mux-clock,-JK?@ABCLMNO0timer13_gfclk_mux@17c8 ti,mux-clock,-JK?@ABCLMNOtimer14_gfclk_mux@17d0 ti,mux-clock,-JK?@ABCLMNOtimer15_gfclk_mux@17d8 ti,mux-clock,-JK?@ABCLMNOtimer16_gfclk_mux@1830 ti,mux-clock,-JK?@ABCLMNO0timer2_gfclk_mux@1738 ti,mux-clock,-JK?@ABCLMNO8timer3_gfclk_mux@1740 ti,mux-clock,-JK?@ABCLMNO@timer4_gfclk_mux@1748 ti,mux-clock,-JK?@ABCLMNOHtimer9_gfclk_mux@1750 ti,mux-clock,-JK?@ABCLMNOPuart1_gfclk_mux@1840 ti,mux-clock-QR@uart2_gfclk_mux@1848 ti,mux-clock-QRHuart3_gfclk_mux@1850 ti,mux-clock-QRPuart4_gfclk_mux@1858 ti,mux-clock-QRXuart5_gfclk_mux@1870 ti,mux-clock-QRpuart7_gfclk_mux@18d0 ti,mux-clock-QRuart8_gfclk_mux@18e0 ti,mux-clock-QRuart9_gfclk_mux@18e8 ti,mux-clock-QRvip1_gclk_mux@1020 ti,mux-clock-x vip2_gclk_mux@1028 ti,mux-clock-x(vip3_gclk_mux@1030 ti,mux-clock-x0clockdomainscoreaon_clkdmti,clockdomain-_l4@4ae00000ti,dra7-l4-wkupsimple-bus Jcounter@4000ti,omap-counter32k@@ counter_32kprm@6000 ti,dra7-prm`0 clockssys_clkin1@110 ti,mux-clock-yz{|}~abe_dpll_sys_clk_mux@118 ti,mux-clock-?abe_dpll_bypass_clk_mux@114 ti,mux-clock-Kabe_dpll_clk_mux@10c ti,mux-clock-K abe_24m_fclk@11cti,divider-clock-388aess_fclk@178ti,divider-clock-xabe_giclk_div@174ti,divider-clock-tLLabe_lp_clk_div@1d8ti,divider-clock-3 abe_sys_clk_div@120ti,divider-clock- 99adc_gfclk_mux@1dc ti,mux-clock -?Ksys_clk1_dclk_div@1c8ti,divider-clock-@sys_clk2_dclk_div@1ccti,divider-clock-?@per_abe_x1_dclk_div@1bcti,divider-clock-j@dsp_gclk_div@18cti,divider-clock-@gpu_dclk@1a0ti,divider-clock-o@emif_phy_dclk_div@190ti,divider-clock-@gmac_250m_dclk_div@19cti,divider-clock-@gmac_main_clkfixed-factor-clock-l3init_480m_dclk_div@1acti,divider-clock-b@usb_otg_dclk_div@184ti,divider-clock-@sata_dclk_div@1c0ti,divider-clock-@pcie2_dclk_div@1b8ti,divider-clock-@pcie_dclk_div@1b4ti,divider-clock-@emu_dclk_div@194ti,divider-clock-@secure_32k_dclk_div@1c4ti,divider-clock-@clkoutmux0_clk_mux@158 ti,mux-clockX-XPPclkoutmux1_clk_mux@15c ti,mux-clockX-\clkoutmux2_clk_mux@160 ti,mux-clockX-`cccustefuse_sys_gfclk_divfixed-factor-clock-eve_clk@180 ti,mux-clock-0hdmi_dpll_clk_mux@164 ti,mux-clock-?dffmlb_clk@134ti,divider-clock-@4DDmlbp_clk@130ti,divider-clock-@0EEper_abe_x1_gfclk2_div@138ti,divider-clock-j@8FFtimer_sys_clk_div@144ti,divider-clock-DJJvideo1_dpll_clk_mux@168 ti,mux-clock-?hggvideo2_dpll_clk_mux@16c ti,mux-clock-?lhhwkupaon_iclk_mux@108 ti,mux-clock-ppgpio1_dbclk@1838ti,gate-clock-K8dcan1_sys_clk_mux@1888 ti,mux-clock-?timer1_gfclk_mux@1840 ti,mux-clock,-JK?@ABCLMNO@uart10_gfclk_mux@1880 ti,mux-clock-QRclockdomainsscm_conf@c000sysconaxi@0 simple-busQQ0 pcie@51000000 ti,dra7-pcieQ Q L Rrc_dbicsti_confconfigpci00 00\fppcie1 pcie-phy0`interrupt-controlleraxi@1 simple-busQQ00 disabledpcie@51800000 ti,dra7-pcieQ Q L Rrc_dbicsti_confconfigcdpci00000\fppcie2 pcie-phy0`interrupt-controllerocmcram@40300000 mmio-sram@0 @0sram-hs@0ti,secure-ramocmcram@40400000 disabled mmio-sram@@ @@ocmcram@40500000 disabled mmio-sram@P @Pbandgap@4a0021e00J! J#, J#,J#=<;-4fckokayMdefault[ < ?j @V"atl2  mcasp@48460000ti,dra7-mcasp-audiomcasp1HF ERmpudathgtxrx7